This investigation examines polycrystalline silicon thin-film transistors ͑TFTs͒ with multiple nanowire channels and a lightly doped drain ͑LDD͒. A device with an LDD structure exhibits low leakage current because the lateral electrical field is reduced in the drain offset region. Additionally, multiple nanowire channels can generate fewer defects in the polysilicon grain boundary and have more efficient NH 3 plasma passivation than single-channel TFTs, further reducing leakage current. They exhibit superior electrical characteristics to those of single-channel TFTs, such as a higher ON/OFF current ratio (Ͼ10 8 Polycrystalline silicon thin-film transistors ͑poly-Si TFTs͒ have attracted considerable attention because they can be used in active-matrix liquid crystal displays, since they perform very well and can be integrated with peripheral driving circuits on a low-cost glass substrate. 1, 2 In addition, poly-Si TFTs have potential for use in three-dimensional circuits, including vertically integrated static 3 and dynamic random access memories. 4 Conventional poly-Si TFTs, however, suffer from anomalous leakage current in the OFF state, which correlates with the drain voltage and the gate voltage. 5, 6 This undesirable OFF-state leakage current limits the application of poly-Si TFTs in switching devices. The dominant mechanism by which the leakage current in poly-Si TFTs is induced involves the field emission of carriers in grain boundary traps, due to the high electric field near the drain junction. 7 An effective method for reducing the electric field in the drain region is to incorporate a lightly doped drain ͑LDD͒ region between the heavily doped region and the active channel region. 8 Additionally, the presence of poly-Si grain boundary defects in the channel region of TFTs drastically affects the electrical characteristics. 9, 10 Therefore, the reduction of the number of poly-Si grain boundary defects improves the performance of TFTs. TFTs with several multiple channels have been reported to effectively reduce grain boundary defects. [11] [12] [13] This work employs both the LDD structure and multiple nanowire channels ͑MNCs͒ to solve the problems just described to realize high-performance poly-Si TFTs. This investigation proposes TFTs with a gate length of 0.5 m consisting of ten strips of multiple 67-nm wire channels; a single-channel ͑SC͒ structure with Wϭ1 m was also fabricated for comparison. Silicon wafers with a 400-nmthick layer of thermal oxide were used as the starting substrate. A thin 50-nm-thick undoped amorphous-Si ͑a-Si͒ layer was deposited by low-pressure chemical vapor deposition ͑LPCVD͒ at 550°C. The deposited a-Si layer was then recrystallized at 600°C for 24 h in nitrogen ambient. After lithographicpatterning and plasma etching, the device active islands were formed. A 26-nm-thick layer of tetra-ethylortho-silicate ͑TEOS͒ oxide and a 150-nm-thick layer of polysilicon were then deposited by LPCVD, and transferred to a gate electrode. Phosphorous ions were implanted in the lightly doped source and drain region at a dose of 5 ϫ10 13 cm Ϫ2 . A 200-nm-thick layer of TEOS oxide was then deposited by LPCVD, and anisotropically etched by reactive ion etching to form a sidewall spacer that abutted the poly-Si gate. The self-aligned source and drain regions were then formed by the implantation of phosphorous ions at a dose of 5ϫ10 15 cm Ϫ2 . The dopant was activated by rapid thermal annealing. After source and drain implantation, a 300-nmthick TEOS oxide layer was deposited as the passivation layer by LPCVD. Next, the contact hole was defined and Al metallization performed. was passivated by NH 3 plasma treatment for 1 h. Electronbeam lithography was used to perform all submicron pattern. Figure 1͑a͒ presents a scanning electron microscopy ͑SEM͒ photograph of the poly-Si active region in the TFTs, including the source, the drain, and MNCs. The inset plot depicts the proposed TFTs. Figure 1͑b͒ presents a magnified area of MNCs in the TFTs, each of which is 67 nm wide. Figure 1͑c͒ presents a plane view of a transmission electron microscope ͑TEM͒ photograph of the active region in the proposed TFTs. The average grain size in the poly-Si channel formed by solid phase crystallization is approximately 30 nm. Figures 2 and 3 present the electrical characteristics of these TFTs. Figure 2 plots a typical normalized transfer curve and the field-effect mobility of TFT devices with a SC and MNCs, respectively. The transfer characteristics imply that the ON-state current of MNC TFTs is approximately similar to that of SC TFTs. This fact suggests that the SC and MNC TFTs can yield almost the same carrier mobility, indicating that the carrier mobility is not degraded in MNC TFTs. Additionally, the leakage current of MNC TFTs is reduced significantly as gate voltage (V g ) becomes more negative at V d ϭ2 V, compared to the SC TFTs. The MNC TFTs therefore have a higher current ON/OFF ratio (Ͼ10 8 ) than SC TFTs.
In addition, MNC TFTs have a smaller subthreshold slope ͑SS͒, and are free of drain-induced barrier lowering ͑DIBL͒, because they exhibit better gate control ability. The electrical characteristics of MNC TFTs are also better because the width of each NC is close to the size of a poly-Si grain ͑approximately 30 nm͒, as presented in Fig. 1͑c͒ . Therefore, MNC have fewer effective grain boundary defects than SC TFTs. Moreover, the effect of NH 3 plasma passivation more efficiently affects MNC TFTs than it does in SC TFTs, because the former has split nanowire structures that are mostly exposed to NH 3 plasma. plasma passivation. Table I lists the electrical parameters of the TFTs, including threshold voltage (V th ), SS, ON/OFF ratio, and DIBL. V th is defined as the gate voltage required to achieve a normalized drain current of
Ϫ10 A. The effective trap state density (N t ) was extracted from the slope of ln(I d /V g ) versus (1/V g ) characteristics 9 for devices with multiple and single-channel TFTs, to elucidate the effect of grain boundary defects on the performance of such TFT devices. In Fig. 4 , MNC TFTs exhibited a lower slope, indicating a lower effective trap state density (N t ϳ1.81ϫ10 11 ) than SC TFTs (N t ϳ2.12ϫ10 11 ). This result is also consistent with the aforementioned comparison of the performance of MNC with that of SC TFTs.
In conclusion, the size of the active region in multiplenanowire-channel TFTs is close to the size of one poly-Si grain (ϳ30 nm), resulting in fewer poly-Si grain boundary defects and more efficient NH 3 plasma passivation than the SC TFTs. Furthermore, extracting the effective trap state density (N t ) further verifies the effect of geometry on the electrical performance when the dimensions of the device approach the nanoscale regime. Therefore, MNC TFTs exhibit low leakage current in the off state, a high ON/OFF current ratio, a low subthreshold slope, an absence of DIBL, and favorable output characteristics. The fabrication of MNC TFTs is easy and involves no additional processes. Such TFTs are thus highly promising for use in future highperformance poly-Si TFT applications. 
